RELIABILITY ASSESSMENT

AND

DEVELOPMENT STUDY REPORT

ON

MRIR-PCM SUBSYSTEM

CONTRACT NAS5-9699

Prepared for

Systems Engineering Branch, Code 731
National Aeronautics and Space Administration
Goddard Space Flight Center
Greenbelt, Maryland

31 December 1965

CALIFORNIA COMPUTER PRODUCTS, INC.

305 Muller Avenue Anaheim, California

TABLE OF CONTENTS

Section		Page
1.	INTRODUCTION	1-1
	1.1 Scope	1-1
	1.2 Areas of Consideration	1-1
	1.3 Standards	1-2
2.	ELECTRONIC ANALYSIS	2-1
	2.1 DC/DC Converter Analysis	2-1
	2.2 DC/DC Conclusions and Recommendations	2-6
3.	ANALOG/DIGITAL ELECTRONIC ANALYSIS	3-1
4.	ANALOG INPUT GATE SWITCH ANALYSIS	4-1
5.	LOGICAL DESIGN ANALYSIS	5-1
	5.1 Bench Test Synchronization	5 -4
	5.2 Integrated Circuit Logic Mechanization	5-4
6.	DEVELOPMENT STUDY REQUIREMENTS	6-1
	6.1 Circuit Design	6-1
	6.2 Mechanical Design	6-5
	6.3 Interface Specification	6-28
	6.4 Printed Circuit Board Module Tests	6-44
Appendix		Page
A	Mechanical Drawings	A-1
В	Electrical Schematics	B-1

LIST OF ILLUSTRATIONS

Figure	,	Page
2-1	Transformer and +3.2V Supply	2-2
2-2	Temperature Compensation Circuit	2-4
2-3	DC to DC Flux Oscillator	2-5
2-4	+3.2V Diode Rectifier	2-8
2-5	Transformer Redesign	2-10
3-1	Schematic - Analog/Digital Converter	3-2
4-1	Analog Input Gate Switch	4-2
5-1	Tape Recorder Buffer Output	5-2
5-2	Frame Sync Gating	5-3
5-3	Frame Sync Inhibit Logic	5-5
5-4	Logical Mechanization	5-6
6-1	Tape Recorder Output Buffer Circuit	6-2
6-2	Telemetry Points	6-4
6-3	Printed Circuit Board Outline Drawing	6-6
6-4	Printed Circuit Board Layout	6-8
6-5	Power Dissipation Breakdown	6-18
6-6	PCB Thermal Analysis Considerations	6-19
6-7	Input/Output Connector Arrangement	6-29

LIST OF TABLES

Table		Page
6-1	MRIR-PCM Electro-mechanical Parts List	6-10
6-2	Total TI IC's Used	6-14
6-3	MRIR Weight Breakdown	6-25
6-4	Stress Analysis	6-27
6-5	Input/Output Connectors	6-30

INTRODUCTION

The MRIR Telemetry Unit Engineering Model, prior to fabrication and testing, has been subjected to a system reliability and developmental analysis.

1.1 SCOPE

This report contains the results of the analysis which was performed by California Computer Products, Inc. The analysis is divided into two parts. The first part provides the reliability assessment of the MRIR System mechanization, and the second part provides data to support the development, fabrication, assembly, and test of the MRIR Telemetry Unit Subsystem.

1.2 AREAS OF CONSIDERATION

The areas of consideration for the reliability assessment can further be divided into two categories: electrical and logical. The electrical analysis encompasses the following:

- a. DC/DC Converter
- b. A/D Converter
- c. Analog Input Gates

The logical analysis involves the overall logic as it was initially presented. This includes timing and controlling functions.

The second part which covers the overall package development study deals with the following areas:

- a. Circuit Design
- b. Mechanical Design
- c. Interface Specifications
- d. Test Procedures

1.3 STANDARDS

The conditions by which the reliability analysis and development study has been performed is based on accepted industry standards as well as the experience of CalComp personnel who have worked on the previous MRIR-PCM NIMBUS "C" Telemetry Subsystem.

The analysis of the circuits was based on worst-case conditions at all times. Components were analyzed in conjunction with manufacturer's recommendations. With these conditions in mind, certain areas of the MRIR Telemetry Unit are questionable as to their operating reliably for the full anticipated lifetime of the NIMBUS satellite. Therefore, CalComp's recommendations are based on readily being able to reproduce the MRIR Subsystem to be reliable and accurate.

ELECTRONIC ANALYSIS

2.1 DC/DC CONVERTER ANALYSIS

The DC/DC Converter schematic has been carefully analyzed to determine areas of potential trouble. As specified in the introduction, the circuits are reviewed with worst-case conditions in mind. In other areas, recommendations are made in order to enhance certain aspects of the DC/DC Converter.

2.1.1 DC/DC CONVERTER CRITICAL AREAS

The areas which CalComp feels represents potential trouble or critical areas are itemized below.

- rectifiers. The base-to-emitter rating on these transistors is eight volts. Under operating conditions, the base-emitter voltage can go as high as 10.2 volts. This represents a 27.5 percent increase over the manufacturer's recommended operating specification.
- b. The 1N3612 diodes used as rectifiers do not have a reverse recovery specification. Rectifiers are usually specified at 60 cps operating from a sine wave source. The frequency of the DC/DC Converter is higher, and the recovery time of the rectifier diodes becomes significant because of the rise time of the square wave source.




FIGURE 2-1
Transformer and +3.2V Supply

- c. The primary voltage input can swing between 0 and -32 volts. The rated working voltage on the input filter capacitors is 35 volts. This voltage swing is very close to the rated working voltage of the capacitor.
- d. The output of the secondary voltage levels shows a 10-microhenry inductor in series. This inductance is not sufficient to completely suppress the switching spikes generated in the flux oscillator and secondary rectifiers.

2.1.2 DC/DC IMPROVEMENT AREAS

Other areas in which the operation of the DC/DC Converter is not considered potential trouble areas, but can contribute to a lower reliability or a less readily reproducible DC/DC Converter system, are itemized below.

- a. Referring to Figure 2-2, transistor Q5 (2N2927) is used as a reference source by breaking down the base-emitter junction. The replacement of this part makes it selective in order to achieve the same operating characteristics.
- b. The h_{fe} for transistors Ql, Q3, and Q4 in Figure 2-3 is specified in the data sheet at a 1-ampere test current. The actual current in this application is in the range of 30 100 milliamperes. Gain can be guaranteed only through the selection of transistors.





FIGURE 2-2
Temperature Compensation Circuit



- c. The analysis of the transformer has presented two conditions which should be taken into consideration.
 - (1) The 3.2 volt winding can induce modulation effects on the other windings because of its load changes.
 - (2) The number of turns on the primary winding is such that any output level can be resolved to within 0.32 volts by either adding or reducing one turn. The +3.2 volt level, which is the most difficult to obtain, is allowed a maximum deviation of ±128 millivolts (±4 percent). If the +3.2 volts is just beyond its outside limits, it could not be resolved into its limits.
- d. The operational amplifier which is used as a regulator sensor can exhibit a degree of instability because of its drift characteristics. The higher the input voltage the greater the probability of drift occurrence. Further, the voltage (ground) at pins 3 and 4 is the same. The voltages should be different to provide a more stabilizing bias.

2.2 DC/DC CONCLUSIONS AND RECOMMENDATIONS

Pased on the analytical evaluation of the DC/DC Converter schematic MD2154, dated 6 June 1965, it is CalComp's conclusion that the DC/DC Converter is not entirely adequate to meet the full requirements established in the GSFC specification for the MRIR Experiment Telemetry Unit for NIMBUS "B." Since the nature of the evaluation was divided into two categories: (1) potential or critical areas and (2) noncritical areas, the recommendations to bring the DC/DC Converter design up to specification are made in this same categorical relationship. Further, the recommendations made under

critical evaluation are considered to be mandatory to ensure reliable error-free performance.

2.2.1 CRITICAL AREA RECOMMENDATIONS

The recommendations for the critical areas are as follows:

- a. Eliminate the Q6 and Q7 rectifier transistors by using diode rectifiers as shown in Figure 2-4 or redesign the 3.2 volt rectifiers so that the emitter-base back voltage will be lower.
- b. Use 1N3730 diodes as rectifiers in place of the 1N3612 diodes. The 1N3730 exhibits a good reverse recovery time.
- c. The input filter capacitors should be changed to at least a minimum 50-vdc working voltage rating.
- d. Additional filtering capacitors should be added at the output of the secondary levels. The LC circuit will ensure the suppression of any spikes generated by the flux oscillator.

2.2.2 IMPROVEMENT RECOMMENDATIONS

The recommendations in support to the second category evaluations are as follows:

a. In place of the Q5 transistor which is used as a reference source, a 1N827A Zener diode should be used. This Zener diode represents more stability and is easily and directly replaceable as it is independent of particular or exact operating characteristics.




FIGURE 2-4
+3.2V Diode Rectifier

- b. The Q1, Q3, and Q4 transistors should be of a type which more closely approaches the manufacturer's recommended operating conditions rather than using a transistor capable of handling 1 ampere to do a 0.1 ampere job.
- c. The 3.2 volt winding should be separated from the other levels to reduce the modulation effect of the 3.2 volt load changes. Figure 2-5 shows the new transformer design.
 - Since the 3.2 volt tolerance cannot be resolved by the reduction or addition of one primary turn, the tolerance of the 3.2 volt level should be opened up to be equivalent to the resolution of one primary turn, 0.32 volts.
- d. To enhance the stability of the operational amplifier which performs the function of overall regulation, it is recommended that the voltage divider input to the amplifier be lowered by a factor of ten and that the potential at pin 4 be changed to +3.2 volts.





FIGURE 2-5

Transformer Redesign

ANALOG/DIGITAL ELECTRONIC ANALYSIS

The most critical part of the MRIR Telemetry Unit is the analog-to-digital conversion of the Radiometer inputs. minimum voltage to be resolved is 25 millivolts. The accuracy of this A/D Converter is 1 part out of 256 or 0.375 percent. In order to maintain this accuracy, an evaluation of the A/D schematic has been performed and the reliability assessment of the circuit represented in NASA's drawing MD2165 (C) dated 26 October 1965, is that the potential error contribution of the parts which make up the A/D Converter can exceed the specified tolerance. Further, the design of the A/D Converter places tight restrictions on some parts which makes them rather difficult to obtain. Taking these things into account, CalComp is recommending changes which will keep the error contributions to a minimum thereby quaranteeing the A/D conversion accuracy over the full temperature range, and to make the circuit more reproducible, CalComp recommends that the analog-to-digital conversion circuit be modified as shown in Figure 3-1.

In this circuit, temperature compensation of the current sources is obtained by regulating the current output of a reference transistor. The transistor Ql in Figure 3-l is the same type as the ladder current transistors and is operated at the same current. This will make it much easier to match the emitter-base voltages of the transistors to a close tolerance over the expected temperature range. The temperature coefficient of an emitter-base voltage is dependent both on the transistor current and type.



In addition, the reference transistor and the first most significant current source transistor could be a single chip matched pair, ensuring more equal junction temperatures. Subsequent current source transistors could also be single chip pairs.

In the present system, the 2N930 current sources must be matched to each other and to a 2N995 pnp reference transistor which is operated at a much lower and variable current of 0.1 to 0.3 milliampere.

The current for the Zener reference diode (CR1) is supplied by the -12 volt level which is the most closely regulated supply in the system.

R1, R2, and R3 will be adjusted to give the correct full scale output with all current sources on.

R55, R56, and R57 may be adjusted to correct for various offset voltages present in the system. By selecting these resistors, the ladder output can be varied to ±12.5 millivolts.

It is suggested that clamp diodes be added to the collectors of the 2N995 transistors. This will eliminate the necessity for tight control on the 2N995 collector current. If the current is too high, the reverse emitter-base breakdown (5v) of the 2N930 current source transistors will be exceeded feeding current into the base reference supply impairing the regulation.


If the current is too low, the 2N930 transistors will not be cut off. With clamp diodes, the voltage swing of the control flip-flops will not be critical and the 2N995 current can be set to meet the worst-case minimum requirements of 0.5 milliamperes without causing the 2N930 transistors to break down when the worst-case maximum current flows.

It is suggested that the $T_{\circ}I_{\circ}$. SN522 comparator operational amplifier be replaced by a Fairchild μ A709 amplifier, which has better specifications. This should make it easier to get good performance in production runs.

The most objectionable characteristic of the T.I. unit is its common mode rejection ratio of 50db (300:1). For a 6.4 volt input variation, this would cause an offset error of 21 millivolts (± 10.5 mv). In contrast the $\mu A709$ common mode rejection ratio is 70db (3000:1) giving a ± 1 millivolt error.

ANALOG INPUT GATE SWITCH ANALYSIS

The Analog Input Gate switch shown in Figure 4-1 has a very low base drive of 18 microamperes. In addition, the series diodes are driven by SN510 flip-flops which provides questionable operation at temperature extremes because of voltage swing limitation. To ensure reliable operation, it is recommended that base drive of the gate switch be increased by lowering the 1-megohm resistor to 0.1 megohms and that the C2, C3, C4, and C5 flip-flops be changed to the SN511 type. The SN511 type has the sufficient drive and voltage swing to provide a solid turn-on or turn-off condition over the operating temperature range.



Analog Input Gate Switch

FIGURE 4-1

LOGICAL DESIGN ANALYSIS

The evaluation of the logical design schematics MD2210 ® dated 26 October 1965, and MD2165 © dated 26 October 1965, was made. A detailed analysis was made on timing, loading, and possible race conditions. The only questionable timing problem, if it is a problem, is the asynchronous operation of the exclusive "OR" gate which is generating the diphase tape output signal. All signals are not appearing at the gate inputs simultaneously; therefore, the gate output can fluctuate because Bl or Bl is occurring before the F flip-flop output. Figure 5-1 shows a typical case.

Other areas which are questionable because of logical mechanization concerns the Frame Sync logic gates and Frame Sync inhibit gates.

The Frame Sync format as generated by the logic does not agree with the format in drawing MB2215. The Frame Sync logic generates the pattern 00011101 while the Frame Sync format drawing shows the pattern to be 10111000. The Frame Sync logic generates a format which is 180° out of phase with the analog data conversion. To be compatible the Frame Sync gating should be as shown in Figure 5-2.





FIGURE 5-1
Tape Recorder Buffer Output



Frame Sync Gating

5-3


The Frame Sync Inhibit (FSI) logic does not include the $\overline{D2}$ term. The exclusion of this term indicates that two conditions of error can exist. The FSI logic will change the least-significant-bit (LSB) to a one if the logical configuration of the D flip-flops is 10111010 or 10111000. An extender gate is required to pick up the $\overline{D2}$ term so that the LSB will be changed only when the Frame Sync word appears. The logic change is shown in Figure 5-3.

5.1 BENCH TEST SYNCHRONIZATION


The Bl flip-flop which provides the 1.66K signal is a SN510 flip-flop. It has a fan-out limitation of four and is required by the bench tester for synchronization. The fan-out of this flip-flop exceeds the manufacturer's recommendations if the BTE is tied in. To alleviate the problem, it is suggested that the Bl flip-flop be changed to a SN511 type which has increased fan-out capability.

5.2 INTEGRATED CIRCUIT LOGIC MECHANIZATION

In several cases, there is a logical representation as shown in Figure 5-4A. The logic calls out for this representation, the use of a SN514 network which is interconnected as shown in Figure 5-4B. The mechanization requires eight interconnections—three logic inputs, three ground points, and two outputs. The use of a SN515 as shown in Figure 5-4C can be mechanized to perform the same function except that the number of interconnections is reduced to four: two logic inputs, one logic output, and two ground points. The reduction in interconnections means less printed circuit lines and higher reliability. Cal-Comp recommends that this logical mechanization be used wherever possible.




Frame Sync Inhibit Logic



Interconnection using SN514

LOGICAL REPRESENTATION





REQUIRES:

- 1. Three logic inputs.
- 2. Three grounding points
- 3. Two outputs.

Eight interconnections




FIGURE 5-4

Logical Mechanization

REQUIRES:

- 1. Two logic inputs.
- One logic output.
- 3. One grounding point.

Four interconnections.

DEVELOPMENT STUDY REQUIREMENTS


The developmental aspect of the MRIR Telemetry Unit includes the following areas:

- a. Circuit Design
- b. Mechanical Design
- c. Interface Specification
- d. Test Procedures

6.1 CIRCUIT DESIGN

6.1.1 BUFFER OUTPUT

The circuit design for the MRIR consisted of developing a buffer output from the MRIR data output register to the tape recorder unit. The circuit design specifications were listed in the memorandum from John Lesko to Harold Zaret, dated 8 November 1965, paragraph 1.2. The schematic for the buffer output is shown in Figure 6-1. In this circuit, a push-pull output is used for data transmittal. The circuit utilizes an emitter-follower buffer stage (Ql) because of the low fan-out capability of the SN515 network. Transistors Q2 and Q3 serve as intermediate switches to provide positive turn-on and turn-off control and Q4 and Q5 are the push-pull output drivers for Buffer No. 1 and Q6 and Q7 are the push-pull output drivers for Buffer No. 2.



- 1. All NPN's transistors are 2N2369.
- 2. All PNP's transistors are 2N995.

FIGURE 6-1

The buffer output amplifiers are inverters with respect to Point G. Point G, according to the Frame format drawing, is 180° out of phase; however, the buffer output brings it back into agreement. The power dissipation for one buffer output driver is approximately 15 milliwatts at a 50-percent duty cycle with the tape recorder equivalent circuit as the output load. The output impedance is 330 ohms and the circuit provides short circuit protection.

The circuit operation is as follows: The input to the emitter-follower swings between 0 volts and +3.2 volts nominally. With the input at ground, Q2 is off, Q3 is on and the voltage divider between 3.3K and 6.8K to +6 volts turns Q4 on. Q5 is held off. With the input at +3.2 volts, Q2 is turned on, Q3 and Q4 are turned off, and Q5 is turned on, which provides a ground output through 330 ohms.

6.1.2 TELEMETRY POINTS

Three telemetry points are required to monitor the MRIR Telemetry Unit. The telemetry points indicate the state of the ON-OFF power relay, the -12 volt power supply and the hottest point in the MRIR Telemetry Unit. Since telemetry points can utilize either analog or digital channels, the allocation of the telemetry points for the MRIR is that the relay use the digital channel and the -12 volts and temperature use the analog channels.

All telemetry point outputs are derived by simple divider networks in conjunction with the NIMBUS Handbook for Experimenters (NIMBUS "B"). The networks including nominal output voltage and output impedance is shown in Figure 6-2.




FIGURE 6-2
Telemetry Points

6.2 MECHANICAL DESIGN

The mechanical design includes the areas of packaging, printed circuit boards, thermal, weight, and stress analysis.


6.2.1 PACKAGING

The packaging of the MRIR Telemetry Unit conforms to the requirements specified in the GSFC specification for NIMBUS "B." The housing which includes the covers will be of magnesium and finished with a DOW 17, Type 1, Class C protective coating. The housing size is 6 x 4 x 6.5 inches. This size meets the standard module size of 2 over 0. A set of detailed mechanical design drawings can be found in Appendix A.

The housing will contain five interface connectors of the Cannon Series D type. A more exact description of these connectors including interface specifications will be contained in Section 6-3 of this report.

6.2.2 PRINTED CIRCUIT BOARDS

The housing is designed to contain seven printed circuit boards of the type shown in the outline drawing in Figure 6-3. The board has a metal plate across the top which provides a heat path from the printed circuit components, through the metal plate to the chassis. The metal plates serve to add rigidity and are used to clamp the printed circuit board to the chassis by screws. The bottom of the printed circuit board requires a 44-pin printed circuit connector.



Printed Circuit Board Outline Drawing

FIGURE 6-3

6-6

The seven printed circuit boards required are as follows:

- a. Power Supply No. 1
- b. Power Supply No. 2
- c. Frame Sync and Data Output
- d. Encode Generator Timing Generator
- e. Analog Input 25-kc Generator
- f. A/D Converter
- g. A/D Control

The allocation of these printed circuit boards within the MRIR Telemetry Unit chassis is shown in Figure 6-4. Shielding is provided to attenuate any spikes which may be generated by the flux oscillator supply. The placement of the analog input module is to isolate it from the DC/DC Converter as well as other changing signals being generated, and also to keep its input lines as short as possible. Further, a ground rule for interconnection wiring will be to keep away from the analog input lines, any signal which is capable of producing crosstalk.

6.2.2.1 Material List

Presented in Table 6-1 is a material list of all the components to be used in the MRIR Telemetry Unit. The material list contains information on type of component, value rating, manufacturer and manufacturer's type designation; maximum electrical stress levels experienced during the subsystem operation is listed separately. Table 6-2 lists the T.I. integrated networks used.





FIGURE 6-4
Printed Circuit Board Layout

In some cases, the parts chosen are deviations from the parts specified on the drawings; however, the parts chosen as deviations are of equivalent or superior value. For instance, Kemet capacitors are called out over 150D Sprague's because the Kemet capacitors will be 100 percent screened and noise tested and delivered in adequate time for the schedule to be met. Furthermore, Kemet capacitors were used on the NIMBUS "C" MRIR-PCM development.

TABLE 6-1

MRIR-PCM Electro-mechanical Parts List

Type	Value	Manufacturer	Manufacturer Type
Connector	9-pin male	Cannon	DEM-9P-NMB-2
Connector	9-pin female	Cannon	DEM-9S-NMB-2
Connector	15-pin male	Cannon	DEM-15P-NMB-2
Connector	15-pin female	Cannon	DEM-15S-NMB-2
Connector	37-pin female	Cannon	DEM-37S-NMB-2
Connector	44-pin printed circuit	Masterite	BR22DRXI
Transformer (P.S.)		Magnetic, Inc.	No. 52168-1F
Resistor	4.70 ± 2%	Corning	C07 4.7
^	51Ω ± 2%	^	C07 51
	330∩ ± 2%		C07 33
	470Ω ± 2%		/ \
	820() ± 2%		
	1.0K ± 2%		
·	1.2K ± 2%		
	1.5K ± 2%		
	3.3K ± 2%		
	4.7K ± 2%		
	5.1K ± 2%		
	5.6K ± 2%		
	6.8K ± 2%		
\bigvee	8.2K ± 2%	V	V-
Resistor	10.0K ± 2%	Corning	C07 33



Type	<u>Value</u>	Manufacturer	Manufacturer Type
Resistor	10K ± 1%	I.R.C.	RN60B/D
Resistor	46.4K ± 1%	I.R.C.	RN60B/D
Resistor	56.2K ± 1%	I.R.C.	RN60B/D
Resistor	61.9K ± 1%	I.R.C.	RN60B/D
Transistor	2N2658	Honeywell	
1	2N1132B	Fairchild	
	2 N2 927	Sylvania	•
	2N930	Fairchild	
	2 n 995	Fairchild	
	2 n23 69	Fairchild	
	2 n 2604	T.I.	
Transistor	2N3609 (F.E.T.)	G.M.E.	
Diode	ln3730	Raytheon	
Diode	ln4153	GE	
Zener	1 N748 A	Motorola	
Zener	1N753 A	Motorola	
Zener	1N759A	Motorola	
Zener	ln457A	Motorola	
Inductance	10 μh	J. W. Miller	9320-30
Transformer (200 kc)	CORE	Magnetic, Inc.	5 21 68 -1F
Relay	Mag. Latching	Potter & Brumfield	SL11DB
Operational Ampl.	μ Α7 09	Fairchild	

Manufacturer

Type	Value	Manufacturer	Type
Capacitor	0.022µfd ± 10% 50vdc	A	KGR022J50 KMS
	$0.047 \mu fd \pm 10\% 50 vdc$	个	KGR047J50 KMS
	0.10 $\mu fd \pm 10\%$ 50vdc		
	2.2 $\mu fd \pm 10\% 50 vdc$		KG2R2 J50 KMS
	2.2 $\mu fd \pm 10\% 20vdc$		KG2R2 J20 KMS
	3.3 $\mu fd \pm 10\% 15 vdc$		KG3R3 J15 KMS
	6.8 μfd ± 10% 6vdc		KG6R8 J6 KMS
	6.8 μfd ± 10% 35vdc		KG6R8 J35 KMS
	10.0 μfd ± 10% 20vdc		KG10 J20 KMS
	15.0 μfd ± 10% 20vdc		KG15 J20 KMS
	22.0 μfd ± 10% 15vdc		KG22 J15 KMS
	22.0 μfd ± 10% 35vdc		KG22 J35 KMS
	22.0 μ fd ± 10% 50vdc		KG22 J50 KMS
	82.0 μfd ± 10% 20vdc		KG82 J20 KMS
	220.0μfd ± 10% 10vdc	V	KG220 J10 KMS
	270.0μfd ± 10% 6vdc	Kenet	KG270 J6 KMS
	47.0 pfd ± 10% 500vd	Corping	CM15 C 470 J
	68.0 pfd ± 10% 500vdd	· 1	CM10 C 680 J
	100.0pfd ± 10% 500vdd	2	CM15 C 101 J
	220.0pfd ± 10% 500vdd	,	CM15 C 221 J
	330.0pfd ± 10% 500vdd		CM15 C 331 J
\bigvee	470.0pfd ± 10% 500vdd		CM15 C 471 J
Capacitor	680.0pfd ± 10% 500vd	c Corning	CM15 C 681 J

TABLE 6-2

Total TI IC's Used

1. Frame Sync and Data Input Module

SN 510 9 SN 514 6 SN 515 5

2. Analog Input and 25-kc Generator

 SN 510
 3

 SN 511
 5

 SN 512
 1

 SN 514
 1

 SN 515
 1

 SN 517
 2

3. Analog-to-Digital Data Control Logic

 SN 510
 8

 SN 511
 8

 SN 512
 2

 SN 514
 1

 SN 515
 8

4. Timing Generator

 SN 510
 8

 SN 511
 1

 SN 512
 1

 SN 513
 2

 SN 514
 2

 SN 515
 1

 SN 517
 3

5. DC to DC Converter

SN 521 1

6.2.2.1.1 Component Electrical Stress Analysis

An analysis has been made of the electronic components in the system to determine if any critical electrical stresses were being applied. Outside of the analysis on the Q6 and Q7 rectifier transistors used in the DC/DC Converter and the input filter capacitor of 35 volts dc, no other critical areas have been found.

The ladder resistors are rated at 1/8 watts. The power dissipation of these resistors is considerably less than 60 milliwatts. All 1/4 watt resistors are below 125 milliwatts. All capacitors have their rated working d-c voltages at close to two times or better than the levels actually being used. One exception is using a 6-volt capacitor for the +3.2 volt supply. Transistors, diodes, and Zener diodes are being utilized well within manufacturer's recommendations. The Zener diodes, in particular, are being used at their test current rating. Since the MRIR requires low power for operation, no input/output connector pin, including the pins to route power to the Radiometer subsystem, are near their rated 5 amp per pin capacity. Milliampere currents are applied to the printed circuit board connectors. All IC's are operating within manufacturer's operating recommendations.

6.2.3 THERMAL ANALYSIS CONDITIONS AND ASSUMPTIONS

The heat produced by the power dissipation is transferred from the MRIR-PCM Telemetry Unit to the spacecraft structure. To determine the heat flow and the temperature drops, the following conditions were used.

- a. The transfer of heat is considered to be entirely by conduction. Convection cannot occur because the unit operates in a vacuum, and the heat transferred by radiation is so slight that it is being neglected.
- b. The thermal conductivity of the magnesium chassis (ZK60A) is 2980 milliwatts/in. Oc/in.
- c. The thermal conductivity of the aluminum brackets on the printed circuit boards is 3940 milliwatts /in. ² °C/in.
- d. The copper clad on the printed circuit boards has a thermal conductivity of 9850 milliwatts/in. 2 oc/in.
- e. Experimentally a joint of two DOW No. 17 coated parts proved to have a thermal conductivity of 500 milliwatts/in. Co. A joint made of a DOW No. 17 coated part and a base metal part has a thermal conductivity of 250 milliwatts/in. Co.
- f. The printed circuit board, Type GE, has a thermal conductivity of 5.1 milliwatts/in. Oc/in.
- g. The polyurethane coating on the assembled printed circuit boards has a thermal conductivity of 28.9 milliwatts/in. ^{2 O}C/in.

6.2.3.1 Temperature Differential Between Components and Sparecraft Structure

The assumed heat path of the power dissipated on the printed circuit boards is through the printed circuit board mounting brackets into the chassis walls, out the top plate, and into

the spacecraft structure. Under this assumption the calculations for the temperature drop is divided into two parts. First, the individual printed circuit board temperature drops from the components to the chassis; second, the temperature drop caused by the total power dissipated from the chassis to the spacecraft structure.


a. Temperature drop from individual printed circuit to chassis.

The power dissipated by each printed circuit board is shown on Figure 6-5 along with the boards location inside the chassis. Figure 6-6 shows a typical printed circuit board.

(1) A/D Data Control

As shown on Figure 6-5, this printed circuit board has a heat dissipation of 160 milliwatts. The temperature drop from the surface of the printed circuit board to the chassis is broken down into three steps.

- (a) surface of printed circuit board to bracket (on Figure 6-6, 1 to 2)
 - T = \frac{\text{heat dissipated x distance of heat flow}}{\text{thermal conductivity x area perpendicular}} to flow



Total power dissipated is 1.10 watts

FIGURE 6-5
Power Dissipation Breakdown




FIGURE 6-6
PCB Thermal Analysis Considerations

$$T = \frac{160 \text{ milliwatts x .125 in.}}{5.1 \text{ mw/in.}^2 \text{ °C/in. x 4.125 in. x .059 in.}}$$

$$T = 16.15$$
 °C

(b) The temperature drop through the aluminum bracket (Figure 6-6, 2 to 3).

$$T = \frac{160 \text{ mw } \times 1.0 \text{ in.}}{3940 \text{ mw/in.}^2 \circ_{\text{C/in.}} \times .042 \text{ in.}^2}$$

+
$$\frac{160 \text{ mw x .43 in.}}{3940 \text{ mw/in.}^2 \text{ °C/in. x .027 in.}^2}$$

$$T - 1.59$$
 °c

(c) The temperature drop across the joint between the base aluminum bracket and the magnesium chassis coated with DOW No. 17.

$$T = \frac{160 \text{ mw}}{250 \text{ mw/in.}^2 \circ_{\text{C}} \times .250 \text{ in. } \times .437 \text{ in.}}$$

$$T - 5.85$$
 $^{\circ}C$

(d) The total temperature drop from the surface of the printed circuit board to the chassis is 23.6 °C.

(2) A/D Ladder Network

This printed circuit board dissipates 170 milliwatts which causes a temperature drop of 25 °C from the printed circuit board to the chassis. An aluminum strap connects the five double transistors thermally together assuring that there is no temperature difference between them.

(3) Analog Input and 25-kc Generator

This printed circuit board dissipates 70 milliwatts, giving a temperature drop to the chassis of 10.21 °C.

(4) Timing Generator

The heat dissipation is 95 milliwatts which causes a temperature drop of 14.0 $^{\circ}$ C from the printed circuit board to the chassis.

(5) Frame Sync - Data Output

The heat dissipation is 170 milliwatts, giving a temperature drop of 25 °C.

(6) Power Supply

The power supply is divided into two printed circuit boards dissipating 268 and 178 milliwatts. The temperature drop is 30 °C and 21 °C, respectively.

- b. Temperature Drop from Chassis to Spacecraft Structure

 The power dissipated by the individual printed circuit boards totals 1.11 watts. This total power dissipation can be used to determine the temperature drop from the chassis to the spacecraft structure. The heat flow between these two parts go through four series conductors.
 - (1) The heat dissipated from the printed circuit boards is quite evenly balanced about the center printed circuit board. To simplify calculation, the total heat flow in the magnesium chassis sides will be considered to originate from the mounting surface of the middle printed circuit board (Timing Generator) and flow to the chassis surface adjoining the top plate. Since the mounting surface is on the edge of the chassis sides, the effective area for heat flow is assumed to be about half the side area.
 - T = heat dissipation x distance of heat flow
 thermal conductivity x area perpendicular
 to flow

$$T = \frac{1110 \text{ mw } \times 3.75 \text{ in.}}{2980 \text{ mw/in.}^2 \text{ °C/in.} \times 1.32 \text{ in.}^2}$$

$$T = 1.06$$
 °c

(2) The temperature drop due to the DOW No. 17 coating on the chassis and top plate.

$$T = \frac{1110 \text{ milliwatts}}{500 \text{ mw/in.}^2 \circ \text{C} \times 5.15 \text{ in.}^2}$$

$$T = 0.43$$
 °C

(3) The temperature drop in the top plate (magnesium).

$$T = \frac{1110 \text{ mw } \times 0.59 \text{ in.}}{2980 \text{ mw/in.}^2 \text{ °C/in.} \times 1.3 \text{ in.}^2}$$

$$T = 0.18$$
 °C

(4) The temperature drop due to the DOW No. 17 coating on the top plate and the spacecraft structure.

$$T = \frac{1110 \text{ mw}}{500 \text{ mw/in.}^2 \circ \text{C} \times 3.0 \text{ in.}^2}$$

(5) The total temperature drop between the chassis walls and the spacecraft structure is 2.4 °C.

6.2.3.2 Conclusions

The thermal analysis points out that the hottest components will be on the first power supply board. The primary power pre-regulator transistor is the true hot spot. Since this transistor can give off approximately 160 milliwatts of power dissipation, a heat path to the printed circuit board bracket will be used to keep the temperature not higher than 30 $^{\circ}$ C above ambient.

6.2.4 WEIGHT ANALYSIS

A comprehensive study has been made to determine the weight of the MRIR Telemetry Unit. In instances where material of the type to be used in the telemetry unit was on hand, actual measurements were made. An example is the DC/DC Converter breadboard. Corrections were made to allow for the phenolic board and mounting brackets. The weight analysis is contained in Table 6-3.

TABLE 6-3
MRIR Weight Breakdown

Total Weight

Cover (Bracket Side)		.190 lbs
Cover (Connector Side)		.190
Top Plate		.205
Chassis		1.400
Connector (Cannon) (5)	46.3 grams	
Connector Plate		.051
A/D Data Control	54.55	
A/D Ladder	72.45	
Analog	65.65	
Timing	54.05	
Frame	60.15	
Power Supply 1	118.15	
Power Supply 2	211.95	
Wire	34.5	
Screws	40.0	
Connector Potting	60.0	
	817.75 grams =	1.80 lbs.
Power Supply Shields (2)	(Aluminum Boards)	3.836 lbs.
	Solder Ect.	4.100 lbs.
Solder, ecc.		.050 lbs.
	TOTAL	4.150 lbs.

6.2.5 STRESS ANALYSIS

The static stress analysis assured the structural stability of the MRIR-PCM Telemetry Unit to withstand the environment that the NIMBUS "B" will encounter. The areas mainly considered were the areas affected by the following forces: (1) the force developed by the 30g acceleration and (2) the internal pressure when the package is suddenly put into a vacuum.

The weights shown on Table 6-3 were used to determine the stress caused by the 30g acceleration on the different parts and fasteners. These stresses with the safety factors are on Table 6-4.

The stress caused by the pressure inside the package were calculated two different ways. First, the package was assumed to be air tight. The pressure inside the package under this assumption is 14.7 psi above the external pressure. (This is an extreme condition.) The main parts affected are the two covers and the middle section of the top plate. The last three items on Table 6-4 show the results.

TABLE 6-4
Stress Analysis

Part Name & Number	Force or Pressure	Type of Stress	Stress	Safety Factor
Connector (Top) Plate No. 11411-203	118 lbs (30g)	Shear Against Structure	79 psi	240
Housing (Chassis) No. 11413-203	112 lbs (30g)	Tensile Stress in walls	53 psi	583
P.C.Board (Power Supply	14 lbs Concentrate (30q)	Flexure	6,500 psi	9.7
Screws No. 6-32 Conn. Plate	118 lbs (30g)	Tensile	1,310 psi	22.9
Screws No. 4-40 Cover	5.7 lbs (30g)	Shear	119 psi	252
Screws No. 4-40 P.C. Board	14 lbs (30g)	Shear	584 psi	51.4
Connector (Top) Plate No. 11411-203	14.7 psi (Air Tight)	Tensile	6,930 psi	3.18
Cover * No. 11415-203	14.7 psi (Air Tight)	Tensile	14,850 psi	1.5
Screws No. 4-40 On Cover	14.7 psi (Air Tight)	Tensile	9,330 psi	7.5

^{*}See Paragraph 6.2.5.


The other possible condition dealing with the pressure inside the package is that air can leak out around the connectors and through metal to metal points. When air can leak out, the covers are considered to be supported and not secured to the chassis frame as in the air tight condition. Under these conditions an air gap of .005 in.² (.001 in. gap x 5 in. long) is needed to keep the safety factor higher than two. It must be pointed out that the air gap is a very conservative figure since the connector mountings are not sealed.

6.3 INTERFACE SPECIFICATION

The MRIR Telemetry Unit uses five input/output connectors. The connectors are Cannon gold-plated, Series D type which are arranged as shown in Figure 6-7. Table 6-5 indicates the type and function of each connector used. The connector and pin assignments have been made in accordance with the requirements of the MRIR NIMBUS "B" Telemetry GSFC specification and the NIMBUS Handbook for Experimenters (NIMBUS "B") dated October 1965. A deviation on one connector is undertaken because inputs and outputs are required on the same connector. Since the -24.5 volt primary power source is an output, this connector, Radiometer Input, is a socket type.

6.3.1 INPUT/OUTPUT INTERFACE SPECIFICATION

Presented below is a list of pin assignment for the five interface connectors. The characteristics associated with each input/output pin is briefly described.



Connectors J1, J3, J5, are Input Connectors
Connectors J2, J4 are Output Connectors

FIGURE 6-7
Input/Output Connector Arrangement

TABLE 6-5
Input/Output Connectors

Connector	Number of Pins	Signals
Jl	15 pin plug	Power inputs & commands
J2	9 pin socket	Output signals
J3	15 pin socket	Input signals
J4	37 pin socket	Telemetry and Bench Test Equip. Test Point
J5	9 pin plug	Input clock signals

Input Connector Jl

<u>Pin</u>	Term	Characteristics
1.	-24.5 RAD	Connected to the negative terminal of the satellite primary regulated supply. To be used by the Radiometer.
2	-24.5 DRA	Connected to the negative terminal of the satellite primary regulated supply. To be used by the Radiometer Drive Amplifiers.
3		Spare Pin
4	OFFCMD	65 ms pulse with a nominal amplitude of +12 volts to the ON-OFF Relay. Input impedance is 160 ohms. Relay is turned off.
5	OFFCMDR	Relay OFF command return line
6		Spare Pin
7	GRD S	MRIR Signal Ground
8	GRD P	Power ground connected to the positive terminal of the satellite regulated supply.

Input Connector Jl (continued)

Pin	Term	Characteristics
9	-24.5 M	Connected to the negative terminal of the satellite primary regulated supply.
10	-24.5 TM	Connected to the negative terminal of the satellite primary regulated supply. To be used by the thermistor. Input impedance is nominal 2K ohms.
11	ONCMD	65 ms pulse with a nominal amplitude of +12 volts to the ON-OFF Relay. Input impedance is 160 ohms. Relay is turned on.
12	ONCMDR	Relay "ON" Command return line
13		Spare Pin
14	GRD T	Telemetry Ground
15	GRD C	Chassis Ground

Output Connector J2

<u>Pin</u>	<u>Term</u>	Characteristics
1	TRO 1	Tape Recorder Output No. 1 amplitude is +6.5 volts to +5.0 volts for the high state and 0 volts ± 0.6 volts for the low state. Output impedance is 330 ohms.
2		Spare Pin
3	GRD TRO 1	Tape Recorder Output No. 1 reference ground
4	GRD TRO 2	Tape Recorder Output No. 2 reference ground
5	GRD P	Power Ground
6	TRO 2	Tape Recorder Output No. 2 characteristics are same as TRO 1, Pin 1.
7	GRD S	Signal Ground
8	GRD T	Telemetry Ground
9	GRD C	Chassis Ground

Input/Output Connector J3

<u>Pin</u>	Term	Characteristics
1	-24.5 RAD	Negative terminal of the satellite primary regulated supply. Primary power is routed through the MRIR Unit to the Radiometer.
2	-24.5 RDA	Negative terminal of the satellite primary regulated supply. Primary power is routed through the MRIR Unit to the Radiometer Driver Amplifier.
3		Spare Pin
4	CH 1	Radiometer Analog Input No. 1 voltage amplitude is 0 volts to -6.4 volts at a frequency up to 8 cps. Input impedance is greater than 150K ohms when the analog gate is on.
5	СН 2	Radiometer Analog Input No. 2 (Same description as Pin 4.)
6	CH 3	Radiometer Analog Input No. 3 (Same description as Pin 4.)
7	GRD S	Signal Ground

Input/Output Connector J3 (continued)

<u>Pin</u>	Term	Characteristics
8	GRD P	Power Ground connected to positive terminal of the satellite primary regulated supply.
9	100 ØA	Output Phase A of a 2-phase, 100 cps square wave signal which is routed through the MRIR Unit to the Radio-meter. Amplitude is -1.5 ± 1.0 volt for the high level and -23.0 ± 1.5 volts for the low level.
10	100 ØB	Output Phase B of a 2-phase, 100 cps square signal which is routed through the MRIR Unit to the Radiometer. Phase B leads Phase A by 90°. Amplitude same as Phase. B.
11		Spare
12	CH 4	Radiometer Analog Input No. 4 (Same description as Pin 4.)
13	CH 5	Radiometer Analog Input No. 5 (Same description as Pin 4.)
14	GRD T	Telemetry Ground
15	GRD C	Chassis Ground

Output Connector J4

<u>Pin</u>	Term	Characteristics
1	RLY TP	Relay Telemetry Point Output Voltage amplitude for ON condition is 8 ± 1.5 volts and 0 ± 0.6 volts for the OFF condition. Output impedance is 16.3K ohms.
2	TEM TP	Temperature Telemetry Point Output. Voltage amplitude is variable between -1.3 volts and -3.0 volts over the temperature range of -10°C to +65°C. Output impedance is less than 3K ohms over the temperature range. The output voltage is derived from a separate -24.5 volt supply.
3		Spare
4	-18V TP	MRIR -18 volts ±3 percent regulated secondary supply. Provided as monitor point. Provides 4.7K ohm isolation resistor on output.
6	-6V TP	MRIR -6 volts ±3 percent regulated secondary supply. Provides 4.7K ohm isolation resistor on output.
7	+6V	MRIR +6 volts ±3 percent regulated secondary supply. Provides 4.7K ohm isolation resistor on output.

Pin	Term	Characteristics
8	+3.2V	MRIR +3.20 (+0.22V, -0.10V) regulator secondard supply. Provides 4.7K ohm isolation resistor on output.
9		Spare
10	B4	208 cps symmetrical square wave output. Amplitude is $+0.2 \pm 0.1$ volts for the "1" state and $+2.0 \pm 0.5$ volts for the "0" state. Output impedance is greater than 4.7K ohms.
11	B5	Pulse output that occurs every 4.8 milliseconds. Pulse duration for "2" state (+0.2 ± 0.1 volts) is 100 microseconds. For the remainder of the time, the "0" state is +2.0 ± 0.5 volts. Output impedance is greater than 4.7K ohms.
12	Bl	1.66KC symmetrical square wave output. Amplitude for "1" state is $+0.2 \pm 0.1$ volt and $+2.0 \pm 0.5$ volts for the "0" state. Output impedance is greater than 4.7K ohms.

<u>Pin</u>	Term	Characteristics
13	N4 (ECD)	20 microsecond pulse output which repeats every 4.8 milliseconds. Output amplitude is +0.2 ± 0.1 volts for the "1" state and +2.0 ± 0.5 volts for the "0" state. Output impedance is greater than 4.7K ohms.
14	<u>K4</u>	25KC symmetrical square wave output with an amplitude of +2.0 ± 0.5 volts for the high level and +0.2 ± 0.1 volts for the low level. The output impedance is greater than 4.7K ohms.
15	C 6	Pulse output that repeats 33 times per second pulse duration is 4.8 milliseconds. Voltage amplitude is +2.0 ± 0.5 volts for the "0" level and +0.2 ± 0.1 volts for the "1" level. The output impedance is greater than 4.7K ohms.
16	Cl	Pulse output which occurs 30 milli- seconds after C6 occurs. The voltage amplitude and output impedance characteristics are the same as C6 on Pin 15.
17		Spare Pin - 6-38

<u>Pin</u>	Term	Characteristics
18	GRD S	Signal Ground
19	GRD P	Power ground connected to the positive terminal of the satellite primary regulated supply.
20	-12 TP	-12 volt telemetry point output. Nominal voltage output is -6 volts ± 4 percent. The output impedance is 2.8K ohm ± 2 percent.
21		Spare Pin
22	D1	LSB from the A/D Data Register. Voltage amplitude is $+2.0 \pm 0.5$ volts for the "0" state and $+0.2 \pm 0.1$ volts for the "1" state. Output impedance is greater than 4.7K ohms. Digital value is 2° .
23	D2	2 ¹ Digital bit from the A/D Data Register. Voltage and impedance characteristics are the same as DI on Pin 22.
24	D 3	2 ² Digital bit from the A/D Data Register. Voltage and impedance characteristics are the same as Dl on Pin 22.

<u>Pin</u>	Term	Characteristics
25	D4	2 ³ Digital bit from the A/D Data Register. Voltage and impedance characteristics are the same as D1 on Pin 22.
26	D5	2 ⁴ Digital bit from the A/D Data Register. Voltage and impedance characteristics are the same as Dl on Pin 22.
27	D6	2 ⁵ Digital bit from the A/D Data Register. Voltage and impedance characteristics are the same as D1 on Pin 22.
28	D7	2^6 Digital bit from the A/D Data Register. Voltage and impedance characteristics are the same as $\overline{D1}$ on Pin 22.
29	D8	2 ⁷ Digital bit from the A/D Data Register. Voltage and impedance characteristics are the same as DI on Pin 22.
30	nijih dijih tub yaya	Spare Pin

Pin	Term	Characteristics
31	COMP OT	Comparator output voltage. Voltage output swings from +3.0 volts for $V_{ladder} < V_{input}$ to -6.0 volts for $V_{ladder} > V_{input}$. Output impedance is greater than 4.7K ohms.
32	PREC V	Precision voltage output - to be determined.
33	ALOG INPT	A/D Ladder analog output to comparator. Voltage is variable from 0 to -6.4 volts nominally. Output impedance is greater than 4.7K ohms.
34		Spare pin
35		Spare pin
36	GRD T	Telemetry ground
37	GRD C	Chassis ground

Input Connector J5

<u>Pin</u>	Term	Characteristics
1	10KC CLK	10KC symmetrical square wave input nominal voltage swing is 0 volts to -6 volts. Input impedance is 3.3K ± 2 percent.
2	tills tills and ma	Spare
3	200 KC CLK	200KC symmetrical square wave input. Nominal voltage swing is 0 volts to -6 volts Input DC impedance is 5.1K ± 2 percent.
4	GRD 200 KC	Provided as 200KC input reference ground.
5	GRD P	Power ground connected to the positive terminal of the satellite primary regulated supply.
6	100 ØA	Input Phase A 100 cps square wave to be used by the Radiometer subsystem. Nominal voltage swing is same as J3, Pin 9.
7	100 ØB	Input Phase B 100 cps square wave to be used by the Radiometer subsystem. Nominal voltage swing is same as J3, Pin 10. Phase B leads Phase A by 90°.

Input Connector J5 (continued)

<u>Pin</u>	Term	<u>Characteristics</u>
8		Spare pin
9	GRD S	Signal ground

6.4 PRINTED CIRCUIT BOARD MODULE TESTS

Each printed circuit board, after fabrication and assembly, will be submitted to a comprehensive static and semidynamic test. Since each integrated circuit used on the modules has been individually tested in accordance with the manufacturer's specifications, temperature cycled, and retested, it is felt that a go-no-go test will be sufficient to test the IC's on each module. Before a go-no-go test is performed, a thorough check of the PCB module is undertaken. Visual inspection is made to determine the quality of workmanship in soldering and etched circuit lines as well as correct placement of components. Continuity tests shall be performed between ground and voltage pins prior to applying power. A power dissipation test is made to see if excessive or too little power is being used, then the PCB module is subjected to the functional test.

Ground rules to support the go-no-go testing philosophy are presented herein.

- a. Incorporate into each PCB test points which can be probed to provide pertinent data.
- b. Break cyclic or long chains of logic by taking lines off the PCB. The chains can be "relinked" at the PCB interface connector.
- c. Contain on each PCB that logic which provides a complete function.

Networks on modules which generate, shape, or amplify signals shall be tested for rise and fall times, distortion, and threshold values.

The PCB modules to be tested are as follows:

- a. Analog Input 25kc Generator
- b. Encode Timing Generator
- c. Frame Sync Generator Data Output
- d. Analog/Digital Controller
- e. Analog/Digital Converter
- f. Primary Power Regulator
- g. Secondary Power Supplies

Electrical schematics of the PCB modules listed above are contained in Appendix B.

6.4.1 ANALOG INPUT - 25KC GENERATOR

This module contains two independent functions: the Analog Input Commutator and the 25kc Clock Generator. The Analog Input commutation is accomplished by a 5-flip-flop ring counter that sequentially selects each of the five analog input channels. The analog input signal is gated through a Field-Effect-Transistor (FET) to the A/D Comparator network. The testing of the Analog Inputs consists of single clocking the ring counter and observing the logical results. This test ensures correct logical interconnections.

Since the ring counter is used to select the analog input channels, the FET selection switches can be tested at the same time for voltage offset.

The 25kc generator portion of the module consists of an input filter, clock shaper, and a modulo eight binary counter which divides the 200kc input clock to the required 25kc clock. The

testing of this function includes four portions:

- a. Input Filter
- b. Clock Shaper (exclusive "OR" network)
- x. Modulo 8 Counter
- d. 25kc Clock Driver

The procedure for testing is as above; namely, statically and semidynamically. The semidynamic test will operate the IC's at clock rates slightly higher than normal operation. Output signals leaving the PCB will be provided with equivalent dummy loads ac and/or dc, if applicable, in order to simulate worst-case conditions. The signal responses at the PCB interfaces shall be tested fully.

6.4.2 ENCODE - TIMING GENERATOR

The Encode-Timing Generator PCB module provides the following signals: (1) 1.66kc (bit time), (2) 209 cps (Transfer pulse), and (3) Encode Pulse (Frame Sync Enable - A/D initialization). To provide these timing signals, this PCB module contains a modulo 3 counter, a modulo 16 counter, and a hybrid ring counter. The modulo 3 and modulo 16 counters divide the 10-kc input signal into the 1.66kc and 209 cps signals. The hybrid ring counter operates from the 209 cps and 25kc signals to provide the initializing Encode pulse.

This PCB contains all IC networks except for a filter-level shifter network for the 10kc input clock. The procedure for testing this module is similar to the procedure established for the analog input PCB. The clocks will be provided in single incremental steps, test points will be probed to determine if

logical levels are correct. After static testing, the module will be tested at its dynamic clock rate. Signals leaving the modules will be tested under load to ensure proper switching and amplitude characteristics.

6.4.3 ANALOG/DIGITAL CONVERTER TESTING

The Analog/Digital Converter PCB will be tested in more detail than the PCB's containing the Integrated Circuits. This is necessary if the requirement for the full range conversion accuracy over the temperature range of -10° C to $+60^{\circ}$ C is to be 0.375 percent. With full range being from 0 volts to -6.4 volts, the maximum allowable error is ± 12.5 millivolts or $\pm 1/2$ bit.

The testing of the A/D Converter can be performed under static and dynamic conditions. The static test will serve to check the following:

- a. Precision Supply
- b. Current Source Switches
- c. Current Sources
- d. Ladder Network Output
- e. Analog Comparator Output

The precision supply will be tested from no load to full load conditions. Tolerances on noise, ripple, and stability of the precision supply shall be determined in conjunction with the overall error contribution of each part of the A/D conversion. The test points pertaining to the precision voltage and its reference, the ladder network output, and the analog comparator output are available at the PCB interface connector. These test

points shall be utilized to test the A/D Converter under low temperature, room temperature, and high temperature tests independently from the total MRIR Subsystem.

All aspects of the A/D shall be tested at room temperature. Each current source shall be selected independently (ON-OFF) and then together (turn on 1, turn on 2, etc.). The output of the ladder (test point V_L) shall be monitored by a DVM and/or a VTVM and the results checked and tabulated. After the room temperature test, a static test shall be performed at -10° C and $+60^{\circ}$ C. The testing at these temperature extremes shall be more comprehensive in that all 256 bits shall be resolved. During the testing, the analog output, ladder output, precision voltage, and precision voltage reference shall be continually monitored and the results tabulated. All results shall be within tolerances established to provide an A/D conversion at the accuracy required.

The offset voltage error of the ladder and comparator amplifier shall be tested by adjusting the analog input until a change occurs at the comparator output. The ladder extension network shall be adjusted to provide a minimum error.

No dynamic testing shall be performed at the individual PCB level. The dynamic testing shall be accomplished when the MRIR Telemetry Unit is tested as a complete system by the Bench Test Equipment.

6.4.4 POWER SUPPLY TESTING

The power supply consists of two PCB modules. These two modules shall be tested together. The tests to be performed shall consist of the following:

- a. ON-OFF Relay
- b. Telemetry Points
- c. Primary Power Pre-regulator
 - (1) Primary Power High
 - (2) Primary Power Low
- d. Secondary Levels
 - (1) No-load regulation
 - (2) Half-load regulation
 - (3) Full-load regulation
 - (4) Ripple
 - (5) Noise
 - (6) Modulation
 - (7) Maximum ∧ V

All tests on the power supply shall be performed at room temperature, low temperature (-10°C) , and high temperature $(+60^{\circ}\text{C})$.

6.4.5 ANALOG/DIGITAL DATA CONTROL TESTING

The A/D Data Control PCB module provides the logic to perform the successive approximation technique in this analog-to-digital converter. The module contains all IC's with the exception of isolation test point resistors which provide short circuit

protection. The PCB contains a shift register, data conversion register, comparator reset gates, and the Frame Sync word inhibit gates.

The shift register establishes the sampling rate by sequentially selecting a corresponding data register flip-flop. The comparator reset gates will reset the selected data register flip-flop if the voltage of the ladder network (V_L) is greater than the Analog Input Voltage (V_T)

The Frame Sync inhibit gates will prohibit the Frame Sync word from occurring as the result of a natrual A/D conversion. The Frame Sync word is 10111000. The Frame Sync inhibit will change the least significant bit to a one(1) if the Frame Sync word format were to appear. Negation tests through flip-flop control of the data register will ensure proper operation of the inhibit gates.

The testing of this PCB will be performed on a go-no-go basis under static and dynamic conditions. To provide a more complete dynamic test, this board shall be tested with the A/D in the overall MRIR system test. Otherwise, the dynamic testing will be rather complex if actual operating conditions are to be provided.

6.4.6 MRIR TELEMETRY UNIT SUBSYSTEM TEST

6.4.6.1 General

A test procedure necessary to determine that the MRIR-PCM Digital Electronics Subsystem is functioning properly is presented herein. The testing will be performed with the subsystem being considered as a black box. The only signals available

for testing are supplied through the connectors. Continuity, frequency, and voltage measurements are included in the tests.

6.4.6.2 Continuity Tests

Continuity tests will be performed on wires that are routed through the box, such as the 100 cps, phase A. Also a check shall be made for chassis isolation from signal ground.

6.4.6.3 Power ON-OFF Relay

The power ON-OFF relay is controlled by two push button switches. When the relay is in the "ON" position, an indicator will be illuminated. This indicator will be controlled by the telemetry relay signal.

6.4.6.4 <u>Voltage Measurements</u>

The following subsystem DC/DC Converter voltages shall be measured for their respective values.

Voltage	Reading
-18v	$-18.0 \pm 0.54 \text{ vdc}$
-12v	$-12.0 \pm 0.36 \text{ vdc}$
-6 v	$-6.0 \pm 0.18 \text{ vdc}$
+6v	$+6.0 \pm 0.18 \text{ vdc}$
+3.2v	+3.2 +0.22, - 0.1 vdc
D/A volt	To be determined

6.4.6.5 Frequency Measurement

The following frequencies shall be monitored for proper operation. These measurements will indicate the proper frequency division of the flip-flops in a chain.

Term	<u>Measurement</u>
Bl	1.66 kc
B4	208 cps
B5'	100μs pulse at 205 cps
K4'	25 kc

6.4.6.6 Power Measurement

The power required to operate the subsystem is obtained by measuring the drop across a series resistor in the power input lines. The current required should be less than 100 milliamperes. Also, the power supply shall be tested to ensure that less than 250 millivolts peak-to-peak noise is fed back on the primary line.

6.4.6.7 Channel Encoding and Interference Tests

This test shall verify that each input channel is being sampled and encoded. The operation consists of five analog signals, with each one a different value to a channel. The signals are sampled and encoded in the MRIR A/D Converter. The digital output is then decoded in the Bench Test Equipment to form a stairstep wave. Varying each Radiometer input will verify its position in the scope waveform. The presence of interference between channels will then be indicated on the scope.

6.4.6.8 Dynamic Channel Selection and Encoding Test

The following section is to determine that the subsystem samples each channel properly and inserts it correctly into the serial output.

A function generator is used to supply a 6.4 ± 0.2 volts peak-to-peak signal to one of the input channels. The serial output is decoded in the Bench Test Equipment to obtain an analog signal. A scope display will show the function generator output on one channel and a stairstep approximation on the other channels. Varying the function generator timing between 1 cps and 8 cps, the decoded output from the Bench Test Equipment should follow the square wave. This operation is repeated for all channels.

6.4.6.9 Analog Input Repeatability Test

This section is to verify that each sample of an unvarying input is encoded identically.

The operation consists of comparing the decoded output from the subsystem with a fixed value in the Bench Test Equipment. Each time a disagreement occurs, a counter in the Bench Test will be incremented once. If the A/D Converter is working properly, the counter will remain at zero. The above test is repeated for all channels.

6.4.6.10 A/D Converter Calibration

The following section is to calibrate the linearity of the A/D Converter.

A voltage source set at zero is connected to Radiometer input channel 1. The encoded output from the subsystem A/D Converter is loaded into a register in the Bench Test Equipment which displays each bit on neon indicators.

By increasing the input voltage to channel 1, each succeeding neon (LSB to MSB) will illuminate. At the time of illumination, the bit will correspond to the input voltage.

6.4.6.11 Analog Gate Leakage Test

The following section is to measure any excess leakage currents presented by the analog switches in the subsystem. Since PET circuitry is used in the analog gates, no d-c offset should be present.

This test will require that a voltage source be applied to one of the channel inputs. One shot the subsystem ring counter until the gate under test is switched on. When the channel input is measured using the subsystem A/D analog input line as a reference, the reading will be less than 3 millivolts. The above test is then repeated for all channels.

6.4.6.12 Analog Gate Input Current

This section is to measure the input current drawn by the subsystem analog gates. A voltage source of $-3.000 \pm .001$ volts is applied to one of the input channels through a 100K series resistor. A DVM is used to measure the drop across the series resistor. The current shall be less than 1 microampere.

This test is then repeated for all channels.

6.4.6.13 <u>Telemetry Outputs</u>


The following telemetry signals for the subsystem will be measured and recorded.

Signal	Reading
TEM TP	Between 0 and -6 volts
-12V TP	-6 ± 0.25 volts dc
RLY TP	-8v ± 1 volts dc

APPENDIX A

MECHANICAL DRAWINGS

LAYOUT - MRIR-PCM DIGITAL SUB-SYSTEM



 \oplus

 \bigoplus_{-}

⊕(-+-)⊕

IZR TYP

5.250 TYP

6.500±.002

⊕(- + -)⊕

ぅ

 $\oplus (B+-) \oplus$

75

3.562 TYP

000-0001

.250 TYP-

1000±.005 TYP-

APPLY .IE DIA WHITE DOT-APPROX WHERE SHOWN

3,000±.005 TYP

-1.687-

4.000±.004

-3.375

.312



-.250 TVP

62

#B+-)#

<u>e</u>.

•

+ 4

+

1.687 1.77

 \oplus

.625±.005

B75 TYP

3.50

2.91

-1001-

- 05.


.250+.005

		1 1 1 1 1				T					Γ			\
CONN. PLATE 190x 4.06x 706 AZ31B-HZ4 MASAY QQ-M-44		SIZE, DESCRIPTION & SPECIFICATION	RTS LIST	CALIFORNIA COMPUTER PRODUCTS INC.	305 MULLER, ANAHEIM, CALIFORNIA		CONN DI ATE		Maiar DCM		SIZE	1411-203		WEIGHT SHEET / OF /
190× 4.06×		SIZ	RIAL OR PAF	845						_	SCALE	FULL	T,	DO NOT SCALE THIS DRAWING
CONN. PLATE .	NOMENCLATURE OR	DESCRIPTION	LIST OF MATERIAL OR PARTS LIST	UNLESS OTHERWISE SPECIFIED DRAWN D. MILLER 12-28-65	+ECK	APPD	Odd	FINISH	(HEAT TREAT	\	CHEERLE DOUGHNESS	PER MIL-STD-10
11411-203		IDENTIFYING NO.		THERWISE SPECIFIED D	DIMENSIONS ARE IN INCHES CHECK	ICES ON	ANGLES + 0° 30°	3	DRILLED HOLES	TO .1285; +.002, —.001		.750:+1005,001	_	TO 2000: +.010,001
`	REQD	_		UNLESS OT	DIMENSION	10.	XX + D3	.xx ± .010	28	96	81 E	1 15 5 5	£.	1.015 TO
								S. THE WITH PART NO PER CCP SPEC ADIO4-001	4. V ALL MACHINED SURFACES	(1) 3. DOW #17 PER MIL-M-45202 TYPE 1, CLASS C	2. RUBBER STAMP DESIG. APPROX WHERE	SHOWN PER CCP SPEC ADIO4-DOI USING BLACK INK.	I. MACHINE PER CCP SPEC A0102-001	NOTE: UNLESS OTHERWISE SPECIFIED

(\$).0.	NO (2)	ð €	NO (4)	NO (4)	Ø ON -	(P) ON 7	- NO 4
	SERIOL	SERIAL	SERIA	SERIAL	SER/AL NO	SERIA	SERIAL NO 4
(§ a	MALDE INPLIES & 25KC ASSY NO 10351-502 SERIOL NO	ENCODE-TIMING ASSYNO 10353-502 SERIAL NO	HAME STACE OUTPUT ASSY NO 10355-502 SERIAL NO	A/D DATA CONTROL ASSY NO 10325- 502 SERIAL NO	ASSY NO 10367-502	455YNO 1036A-502 SERIAL NO	455 NO 10371-502
.Α(<u>3</u>)	MALDG INPUTS & 25KC	ENCODE-TIMING	FRAME STACE OUTPUT	A/D DATA CONTROL	A/D CONVERTER	POWER SUPPLY#1	POWER SUPPLY#2 ASYNO 10371-502
DASH NO	= -	-21	-3/	14-	-5/	19-	12-

REVISIONS
DESCRIPTION
UNKED [2 CAMMOT BE REWOOD

T MAY BE RENO



					ZONE
Com		LWOD			¥0.
		⟨€⟩		MATERIAL	SIZE, DESCRIPTION & SPECIFICATION
		(5)			SIZE, DESC
TOWITO IS		Ē	E , P.C.B.	NOMENCLATURE OR	DESCRIPTION
2 2 2 2 2 CLS.440.2 NUT, CLINCH		11412-203-1 TEE	-61 -51 -41 -31 -21 -11 11412-203 TEE , PCB.	PART OR NO	
0		_	//-	REGO	
Ø		7	-21	READ READ READ READ READ READ	
2		-	-3/	REOD	
2		,	-41	ROD	
7		,	-5/	200	
		~	10		
2		_	12-	NO REOD	
4		\	F	2	
<u>@</u>		(Q))		
				2,00	

NO RED	2063-T5 AL AL
DOLESTOWN, P.A.	``
N ENG'S & MITS CORP, DON	P4 6530 x 5.25
PENN ENG'G	MAKE FROM
(g) (j)	(<u>D</u>

MAKE FROM PA 6530 x 5.25, 6063-T5 AL ALY EXT. PIONEER AVIN 105 ANGELES CAMERIA	TO BE ASSIG
<u>رس</u> ۴.	Ø. ∠.

mai. Ž	3. BREAK SHARP EDGES ,010015. () 2. CAUSTIC DIP AFTER ELECTRO- ETCHIN	NOTE: UNLESS OTHERWISE SPECIFIED
--------	---	----------------------------------

- J BBJ-17 K KI CV.			LIST OF MATERIAL OR PARTS	MATERIAL	3 3	Ä
CALIFORNIA.	UNLESS OTHERWISE SPECIFIED DRAWN 4.R. COLL 12-29-65	DRAWN 2	1 R COLL	59-62-81		
	DIMENSIONS ARE IN INCHES CHECK	CHECK				
	TOLERANCES ON	APPD				
4PPROX	DECIMALS ANGLES	APP0			۲	L
CHARACTERS.	_	HSINIL	(_	П —
	DRILLED HOLES		9			
BOTH ENDS.	.040 TO .1285; +.002,001					
	.136 TO 228:+.003,001	HEAT TREAT	¥.		SCALE	l
O- ETCHING.	101	\	\	•	- -	
/00-	.765 TO 1.000: + .007. — .001		001101101	Ī	-	į
IFIED	1.015 TO 2.000. + .010,001	PER MIL-STD-10	SURFACE KOUGHNESS PER MIL-STD-10	>	DO NOT SCALE	SCALE
						l


11412-203

Ω


CALIFORNIA COMPUTER PRODUCTS INC. 305 MULLER, ANAHEIM, CALIFORNIA


ASSY

TEE-PC.B









.312 REF

710




SECTION CC

.03 R MAX.


	30VE					
	NO			90-A-318C		
	RIPTION & SPECIFICATI	MATERIAL		06×3.18 x4.81 5052 H32 ALAY SHT 00.4.318C	⟨5⟩	
TOT OF MATERIAL OR DANTE LICT	SIZE, DESC			.06×3.18 x4.81	⟨2⟩	
TAN TO TOT!	DESCRIPTION	NOMENCLATURE OR	1414-203 SHIELD PCB	SHIELD	雁	RIVET
	IDENTIFYING NO.		-	11414-203-3 SHIELD	11414.203-5 TEE	5 4 MS20426402-4 RIVET
		NO REGO	1	/	-	4
		9	TEM	/	В	Ŋ

ITEM I	11414-203	SHIELD PCB			L
NO REQD	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	SIZE, D	MATERIAL SIZE, DESCRIPTION & SPECIFICATION	N N
		LIST OF MAT	LIST OF MATERIAL OR PARTS LIST	LIST	
UNLESS OTHER	UNLESS OTHERWISE SPECIFIED	DRAWN A. P. COLL 12.3	59-05-30	CALIFORNIA COMPUTER PRODUCTS INC.	
DIMENSIONS A	DIMENSIONS ARE IN INCHES CHECK			305 MULLER, ANAHEIM, CALIFORNIA	
TOLERA	벟	APPD			ı
DECIMALS	ANGLES	APPD	<i>(</i>	SHIFLDLDCR	
XX ± .010	8	FINISH) 		
DRILLED	DRILLED HOLES	0		MILLY TOW.	
821. OT 040.	TO .1285: +.002,001		_		
25 07 861.	10 228: + 3003, - 3001	HEAT TREAT	SCALE.	CITE	ı
234 75 345	.500: + .004, — .001		-		
515 70 71	.750: +.005,001	\	-1-	CUZ-+1+11	
D0.1 OT 25%.	TO 1,000: +,007, -,001	SUBSTACE BOUISHNESS	- 	2	
1.015 TO 2.00	TO 2,000: +.010,001	PER MIL-STD-10	THIS DRAWING	WEIGHT	
					l



	,	
1 11415-203	COVER	. 160× 6.06×6.56 AZ31B-HZ4MAG.ALT QQ-M-44
REQD PART OR	Ō	
IDENTIFYING NO.	IO. DESCRIPTION	SIZE, DESCRIPTION & SPECIFICATION
	LIST OF MAT	LIST OF MATERIAL OR PARTS LIST
UNLESS OTHERWISE SPECIFIED	JALESS OTHERWISE SPECIFIED DRAWN D. MILLER 12.29.45	7-65 CALIFORNIA COMPUTER PRODUCTS INC.
DIMENSIONS ARE IN INCHES	CHECK	305 MULLER, ANAHEIM, CALIFORNIA
TOLERANCES ON	APPD	
DECIMALS ANGLES	APPD	COVER TO INIT
_	FINISH	
DRILLED HOLES	9	MODIAIAM
. 1285: + .002,		
136 TO 228:+.003,001	HEAT TREAT	SCALE: SIZE
515 TO .730:+.405,401		FULL D 11415-203
.765 TO 1.000: +.007,	CUDITACE DOLIGINEES	
1.015 TO 2.000: +.010. —.001	SURFACE NOOGHINESS	DO NOT SCALE

3.TAS WITH PART NO PER CCP SPEC ADIO4-001 (I) 2. DOW #17 PER NIL-M.45202 TYPE 1, CLASS C 1. MACHINE PER CCP SPEC ADIO2-001 NOTE: UNILESS OTHERWISE SPECIFIED
--





		11416-20	7012	11416-2031 DI ATE: MTG		VR75 V.5 25	105 - 875 - 5 250 hazara - 1100 mac number on an	Ţ
		01+11	,) (1)	ı	70.00	שביות שני שני ליה יאון	
	REGO	PART OR		NOMENCLATURE OR	æ		MATERIAL	
		IDENTIFYING NO.		DESCRIPTION		SIZE, DI	SIZE, DESCRIPTION & SPECIFICATION	ZONE ZONE
				LIST OF	MATERIAL	LIST OF MATERIAL OR PARTS LIST	LIST	
	UNLESS OTHER	UNLESS OTHERWISE SPECIFIED DRAWN 4.R. COLL 12-30-69	DRAWN	4.R. COLL	12-30-65		CALIFORNIA COMPLITED PRODUCTS INC	
	DIMENSIONS	DIMENSIONS ARE IN INCHES	CHECK				305 MULLER, ANAHEIM, CALIFORNIA	
	TOLERA	TOLERANCES ON	APPD					
	DECIMALS	ANGLES				ā	TATACO OFF LEV	
	+ 03		2			7		
	$xx \pm .010$		FINISH	(
	DRILLE	DRILLED HOLES		Э			M M M M M M M M M M M M M M M M M M M	
	21. OT 000.	TO .1285: + .002,001						
	136 70 2	228:+.003,001	HEAT TREAT	REAT		CCAI E.	SIZE	Ī
•	234 70 25	500: + ,004,,001		\		1		
•	7. 07 212	750: +.005,		\		- -	- 1418-VO2	
	-	.000:+.007,001	SURFA	SHRFACE ROHGHNESS	ŀ			
	1.015 TO 2.0	TO 2,000: +,010, -,001	PER M	PER MIL-STD-10	>	DO NOT SCALE THIS DRAWING	WEIGHT	

3, TAG WITH PART NO. PER CCP SPEC. 40104-001.
(1) 2. FINISH; DOW#17 PER MIL-M-45202, TYPE I, CLASS C., 1. MACHINE PER CCP SPEC 40/02-001.
NOTE: UNLESS OTHERWISE SPECIFIED


APPENDIX B


ELECTRICAL SCHEMATICS





> 3. REFERENCE ASSY DWG NO. 10353-502 2.ALL RESISTORS ARE ±2% 1/4 W 1. ALL INTERCRATED . CIRCUITS ARE SN510 NOTE: UNLESS OTHERWISE SPECIFIED






See FIGURE 3-1

for

A/D Converter Schematic, No. 10368-502



C13 - 274 6V -60V +6V UN +6.0V +3.2V UN +3.2V GRD CR2 IN753A ₹27. 72. 75. (GRD) C12 -224 15V TPIIÓ \$53 \$7.4 OTP10 CRI IN759A INPUT TO FLUX OSCILLATOR \$ K21 \$4.1K (GRD) R22 | × } -18.0V -6v UN 22 µf -01P7 R19 \$ R20 3 Q 2 2N1132 \$P £ -12.0V - 18V UN 22 µt TS. 00T Q3 2N2658/ R14 22K 94P6 -24.5V T.S. RI7 { المالية المالية -0TP4 .02 + 50v 056 J -12v UN C5 2.2,4 35v 22 pt 1C1 SN52i 22K 22 pt + 1P2 -0 1P3 ₩ 22.4 58 + H RI2 61.9K±1% 8 ₹ \$ \$ C2 + + 22 × + + | \$<u>\$</u> 86.2K 88 27K ## ## -12V T 0UT 50v -24.5V FROM RELAY R5 4 2N2927 4. ₹ ₹ RLY T OUT \$ R3 \$24K (GRD)

æ

R2 <

8.6K 5.6K № M

1) MAY BE RESIDENCED 2 CAMBOT

SCHEMATIC-DC TO DC CONVERIER NO. 2 SIZE, DESCRIPTION & SPECIFICATION
R. PARTS LIST
CALIFORNIA COMPUTER PROBUCTS INC.
355 MULLE, ANAMEDIA, CALIFORNIA 10372-502 ۵ DO NOT SCALE THIS DISMINIS SCALE: NONE UNLESS OTHERWISE SPECIFIED DRAWN PART OR IDENTIFYING NO. DIMENSIONS ARE IN INCHES
TO LERANCES ON
DISTRIBUTION
TO LERANCES
TO THE STATE OF TH

4 REF ASSY DWG NO. 10371-502

1.3 VALUE TO BE DETERMINED AT FUNCTIONAL TEST
2. CHOKES. ARE 10 JA. 1. RESISTOR VALUES 12% 14 W
NOTE: UNLESS OTHERWISE SPECIFIED